In any communication system, it is desired to convert very high sampling frequency to processor frequency. This can be implemented by using efficient use of Multirate Filters. In this paper, the Multi rate filters have been implemented very effectively on FPGA Platform. Also, it has been shown that how performance of Multi rate filters can be improved using different techniques at different sampling rates. The filter structures suggested here have wide applications in the field of ADC (Analog to Digital Converter), DUC (Digital Up Converter)/DDC(Digital Down Converter) and in almost every stage of communication system wherever convolution is being done. The results also show that proposed multi rate filter structures can be used very effectively and efficiently in designing and development of very large scale integration of Digital communication system.
INTRODUCTION
The digital filters have emerged as a strong option for removing noise, shaping spectrum, and minimizing inter-symbol interference in communication architectures. These filters have become popular because their precise reproducibility allows design engineers to achieve performance levels that are difficult to obtain with analog filters. The main building blocks of any communication system are Multi rate systems. Their function is to alter the rate of the discrete-time signals, by adding or deleting a portion of the signal samples.
An essential component of cost effective DSP algorithms is multi rate signal type filters. Such filters offer extremely efficient structures to simultaneously perform digital filtering, spectral translation, interpolation, and decimation in both non-recursive and recursive structures. Field-Programmable gate Array (FPGA) has become an extremely cost-effective means of off-loading computationally intensive digital signal processing algorithms to improve overall system performance.
The basic blocks of modern digital communication system are multi rate systems. The main function of multi rate systems is to either increase or decrease the sampling rate. These systems are very useful for signal analysis, denoising, compression and so forth. These systems have increasingly found applications in recent trends in the areas of digital communication. Multi rate filters provide extremely efficient structures to simultaneously perform interpolation and decimation in the digital communication system. These filters have become popular because their precise reproducibility allows design engineers to achieve performance levels that are difficult to obtain with analog filters. In this paper, it has been shown that how compensation improves the performance of digital filters, therefore CIC filter with and without compensation technique is implemented on FPGA platform and their results have been compared. Fractional sampling rate is the need of all modern communication systems. The Farrow structure is an efficient structure to implement the interpolation filter for fractional rate change as well as for any arbitrary rate change factor. In this work, the Farrow filters have been implemented for fractional delay and arbitrary change in sample rate conversion on FPGA platform which is the need of any modern digital communication system. Both of these filters gives a better performance than the common filter structures in terms of speed of operation, cost and power consumption in real-time. 
CIC FILTERS
The Cascaded Integrator-Comb (CIC) filter is a class of hardware-efficient linear phase Finite Impulse Response (FIR) digital filters. CIC filters achieve sampling rate decrease (decimation) and sampling rate increase (interpolation) without using multipliers. A CIC filter consists of an equal number of stages of ideal integrator filters and comb filters. Its frequency response may be tuned by selecting the appropriate number of cascaded integrator and comb filter pairs. The highly symmetric structure of a CIC filter allows efficient implementation in hardware. However, the disadvantage of a CIC filter is that its pass band is not flat, which is undesirable in many applications. Fortunately, this problem can be alleviated by a compensation filter. The CIC filter can also be implemented very efficiently in hardware due to its symmetric structure. A CIC decimator would have N cascaded integrator stages clocked at fs, followed by a rate change by a factor R, followed by N cascaded comb stages running at fs/R. Figure 1 show the three stage decimating CIC filter. A CIC interpolator would be N cascaded comb stages running at fs/R, followed be a zero-stuffer, followed by N cascaded integrator stages running at fs. Figure 2 shows the three stage interpolating CIC filter.
The transfer function of the CIC filter in z-domain is given in Eq. (1) (Hogenauer, 1981) . 
COMPENSATION OF CIC FILTER
A CIC filter can be used as a first stage in decimation when the overall conversion ratio M is factorable as:
The overall factor-of-M sampling rate conversion system can be implemented by cascading a factor-of-N CIC decimator and a factor-of-R FIR decimator as shown in Fig. 5a . The corresponding single-stage equivalent is given in Fig. 5b .
When constructing an interpolator with a conversion factor L factorable as:
It might be beneficial to implement the second (last) stage as a CIC interpolator. The first stage is usually implemented as an FIR filter. Figure 6a , depicts the two-stage interpolator consisting of the cascade of a factor-of-R FIR interpolator and a factor-of-N CIC interpolator. The corresponding single-stage equivalent is shown in Fig. 6b .
In the two-stage solutions of Fig. 5 and 6, the role of CIC decimator (interpolator) is to convert the sampling rate by the large conversion factor N, whereas the FIR filter T (z) provides the desired transition band of the overall decimator (interpolator) and compensates the pass-band characteristic of the CIC filter (Crochiere and Rabiner, 1983; Ricardo, 2008; Vesma, 1999; Farrow, 1988) .
FILTERS WITH NON INTEGER DECIMATION FACTOR: FARROW FILTERS
When the decimation factor 1/R or the interpolation factor R is an integral value, then the conversion of sampling rate can be performed conveniently with the aid of fixed digital filters (Hentschel and Fettweis, 2000a) . In case of a scenario where the factors are irrational, it will be impossible to use fixed digital filters directly. Moreover, if R is considered as the ratio of two relatively large prime integers, then, in the case of the conventional polyphone implementation, it is quiet essential that the orders of the required filter become very large. In nutshell, it means that a large number of coefficients need to be stored in coefficient memory. In sampling rate conversion by non-integer factor, it is required to determine the values between existing samples. In this case, it is very convenient to use interpolation filters. Among them, polynomial-based filters are generally assumed to provide an efficient implementation form (Babic and Renfors, 2005; Babic et al., 2001) .
Consider the diagram shown in Fig. 7 . The dashed line separates the filter into a section running at the input signal's sampling-rate and a section running at the output sampling-rate. Note that the output is re-labeled to be y[m] rather than y[n]. This is due to different input and output rates. Notably, the fractional delay now denoted βm will now change at every instant an output sample occurs (Vesma and Saramaki, 2007; Jiang and Jr, 1997; Dolecek and Mitra, 2005) .
One can use Farrow structure or its modifications directly. However, in many cases, it becomes more efficient to use cascaded structures engineered by the modification of the Farrow structure and fixed FIR, or multistage FIR filter (Abu-Al-Saud and Stuber, 2003; Hentschel and Fettweis, 2000b) .
MATERIALS AND METHODS
Field-Programmable gate Array (FPGA) has become an extremely cost-effective means of offloading computationally intensive digital signal processing algorithms to improve overall system performance.
In this paper, CIC filter with and without compensation technique are implemented on FPGA. Also the Farrow filters are implemented for fractional delay and arbitrary change in sample rate conversion. Both of these filters gives a better performance than the common filter structures in terms of speed of operation, cost, and power consumption in real-time. These filters are implemented in Altera Stratix-II-EP2S15F484C3 FPGA and simulated with the help of Quartus II v9.1sp2. These filters can work in real time.
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RESULTS AND DISCUSSION
This section illustrates the properties of the proposed filters by means of design. Using the above specifications, the multistage filter is implemented. The response of the filter is shown in Fig. 8 and its simulation is shown in Fig. 9 . Using the above specifications, the multistage filter is implemented. The response of the filter is shown in Fig. 10 and its simulation is shown in Fig. 11 . Using the above specifications, the multistage filter is implemented. The response of the filter is shown in Fig. 12 and its simulation is shown in Fig. 13 and comparison results have been shown in Table 1 .
Simulation results of DUC filter design for
The simulation and implementation results of various Wireless Standards are presented in above sections. From these results, it can be concluded that the CIC filters are efficient for low-cost applications as they have multiplier-less implementation. Due to absence of multipliers, they also have faster response.
But the pass-band droop present in CIC filters restrict the scope of applications. With employing compensation and multistage techniques, the response of CIC filter in pass-band is improved, but at the cost of extra hardware.
Design examples of far row filters as sample rate convertors: This subsection illustrates the simulation results of Sample Rate Convertor for GSM and UMTS wireless standards realized using the Farrow Filters:
Simulation results of sample rate convertor design for GSM: For the GSM standard, the change of sampling rate is required to be a factor of 1.0832 (677/625). The design to change the sample rate by an arbitrary factor is considered. Using this specification, the Farrow Filter for SRC is implemented. The response of the filter is shown in Fig. 14 and its simulation is shown in Fig. 15 and comparison results have been shown in Table 2 .
Simulation results of sample rate convertor design for UMTS: For the UMTS standard, the change of sampling rate is required to be a factor of 1.536 (192/125) . The design to change the sample rate by an arbitrary factor is considered. Using this specification, the Farrow Filter for SRC is implemented. The response of the filter is shown in Fig. 16 and its simulation is shown in Fig. 17 . Comparison of CIC filters with and without compensation:
• The specifications for DUC for WiMax are as follows: Table 3 .
From Fig. 18 , 19 and 20 and comparison (Table 1  to 3), it can be concluded that the CIC filter are efficient for low-cost implementations. Due to absence of multipliers, they also have faster response. But the passband droop present in CIC filters restricts the scope of applications. With compensation technique, the response of CIC filter in pass-band is improved, but at the cost of extra hardware. 
CONCLUSION
Though the implementation of Signal Processing systems on ASICs provide better optimized devices, but the cost of such devices are rising. Also, the specification alteration requires the complete re-design of the system. With the recent advances in FPGA technology, the more complex devices providing highspeed as required in DSP applications are available. .Also, the FPGA has advantage of reconfiguration which provides an upper hand over ASIC devices. The filter implementation in FPGA, utilizing the dedicated hardware resources can effectively achieve applicationspecific integrated circuit (ASIC)-like performance while reducing development time cost and risks.
In this study, multistage CIC filters with compensation are implemented in Altera's Stratix II FPGA for the specifications of DUC Filters of various Wireless Standards. Though the CIC filters reduce the cost of implementation and speed, but the compensation techniques ensure the efficient response of designed filter. Apart from CIC filters, Farrow filters are also implemented on FPGA for Sample Rate Conversions. 
